Abstract-Free-space quantum key distribution (QKD) is being developed for achieving unconditional secure communication over ultra-long distance, which requires higher electronics performance, such as higher time measurement precision, higher data-transfer rate, and higher system integration density. As part of the ground station of the Quantum Science Satellite that will be launched in 2016, we specifically designed a compact PCI-based measurement and control electronics with high time-resolution and high data-transfer-rate. Some necessary modules in the quantum communication experiment such as multi-channel counter, system monitor and experiment control are also integrated in a single board. The electronics performance of this system was tested, with the time precision bin size is 23.9 ps and the time resolution root-mean-square (RMS) is less than 24 ps for 16 channels. The dead time is 30 ns. The data transfer rate to a local computer is up to 35 MBps, and the count rate is up to 30 MHz. The system has been proven to perform well and operate stably through a test of in-door free space QKD experiment.
I. INTRODUCTION
O VER the past two decades, quantum communication has become the hotspot of future information technology research because of its unconditional communication security, which is guaranteed by the laws of quantum physics [1] [2] . Free-space QKD has been demonstrated as the most feasible option to achieve ultra-long distance quantum communication [3] . With a series of experimental researches and full-scale verifications [4] - [6] , satellite-ground quantum communication projects have been proposed by several countries [7] [8] . Being one of the strategic space projects proposed by the Chinese Academy of Sciences, the Quantum Science Satellite [9] will be launched in a low earth orbit at an altitude of about 600 km in 2016, which aims to implement satellite-ground quantum communication experiments and carry out a series of tests about fundamental quantum principles on a global scale.
In this paper, we designed measurement, control and datatransmission electronics as part of the ground station of the Quantum Science Satellite, based on the compact peripheral component interconnect (CPCI) bus. The high time resolution, high data rate and integratability of the electronics can well meet the requirements for quantum communication, and it performs well and runs stably in free space QKD experiments. This paper is organized as follows: in Section II, we present the specific requirements for the measurement and control electronics of the ground station; in Section III, we introduce the electronics architecture and describe the main modules in detail; in Section IV, we give the electronics performance tests and an experimental demonstration; finally we conclude in Section V and give the acknowledgements.
II. REQUIREMENTS
QKD has been the most developed application of quantum cryptography [10] , which uses single photons to transmit each bit of the key. The quantum mechanical properties of single photons are exploited to provide an unconditionally secure key distribution between distant parties, namely the sender (typically named Alice) and the receiver (typically named Bob). Alice and Bob communicate with each other through a public classical channel and a quantum channel. The public classical channel transmits ciphertexts and authentication information. The quantum channel is only used to transmit single quanta (qubits).
A typical satellite-ground QKD system is shown in Fig. 1 , where the ground station is the receiving terminal. We use tracking and pointing telescopes to set up an ultra-long distant quantum channel between the ground and the satellite. Alice randomly sends information using photon polarization, which produces a shared secure key. Some of the photons in the downlink path are collected by the receiving telescope, and detected by APDs which are placed behind optical devices. And then Bob registers all detected events and records the arrival times of all the output signals of the APDs using high precision time measurement electronics and saves the data to a local memory for later processing on the ground. Alice and Bob are often far away from each other and they have independent 0018-9499 © 2015 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. reference clocks. In order to solve the time synchronization problem, a synchronous laser diode and GPS are used. As the synchronous light detected and measured by the two sides respectively are derived from the same source, so the time data of the synchronous light pulses have a fixed time difference between each other, and then the two sides can establish precise time synchronization. The pulses per second (PPS) of the GPS receivers are also measured by both Alice's and Bob's time-to-digital converter (TDC). They are used to make the start synchronization of quantum communication, and the collected data can be separated in seconds by the GPS PPS so that the following algorithm processing is simpler. Consequently, for the electronics of the ground station, a multi-channel high-precision time measurement module is essential to accurately record the input signals and establish high-precision time synchronization between Alice and Bob. The time resolution of the TDC is required to be less than 100 ps. The event rate is up to 1 MHz when used in ground joint debugging and satellite-ground joint debugging, where one event corresponds to 6 Bytes of data, which needs a data transfer rate of 24 MBps for all four APDs' input. A high-speed data interface is necessary to transfer the experimental data to a local CPU. A QKD experiment control module is needed to assemble the experimental data and control the experiment. In addition, it should have the ability of photon event counting and system monitor to debug and test. Besides, it also should be easily extended to use in other quantum communication experiments, such as entanglement distribution and quantum teleportation [11] .
According to the design specification, the measurement and control electronics of the ground station system should have the performance characteristics as shown in Table I . Since the electronics is designed for a ground station, there are no anti-radiation requirements, and all the devices use the industrial-grade products.
Particularly, the timing measurement resolution and the time synchronization precision can directly influence the performance of QKD systems, such as quantum bit error rates (QBER), final key rate, etc. [12] . High resolution TDC can improve the system's time measurement resolution, which then means the time coincidence window width can be set smaller, which results in a better signal to noise ratio (SNR) with more noise eliminated. A better SNR causes smaller QBER. For the downlink 40 dB channel loss [13] , the Satellite-Ground QKD specification demand to the QBER is less than 3.5% and the final key rate is greater than 500 bps.
III. ARCHITECTURE OF THE ELECTRONICS
Based on the CPCI system, the electronics is designed in a standard 6 U size circuit board. Fig. 2 shows its architecture, which mainly consists of a multi-channel input module, a time measurement module, an experiment control module, a data transmission module, a system monitor module and an output module. Besides, a counter is designed for experimental debugging and verification test.
A. Time Measurement
A 16-channel high resolution TDC is implemented in a Xilinx Virtex6 field programmable gate array (FPGA) to record the arrival time of the input signals. The block diagram of the TDC is shown in Fig. 3 , which consists of the coarse measurement unit, the fine measurement unit, the encoder unit and the readout buffer.
The fine measurement unit is realized by time interpolation using the dedicated carry chains in the FPGA [14] [15]. The coarse measurement unit is achieved by a simple counter with the system clock at 160 MHz. We use the half-interval search algorithm to convert thermometer code to binary code for the encoder unit. The clock samples the state of delay cells when a hit arrives. By determining in which sample the rising edge of input signal comes out of a delay cell, the arrival fine time of the input signal can be deduced with a resolution equal to the tap delay. The system clock drives coarse counters to track the number of multiplied clock periods elapsed after the TDC was enabled. The coarse counter values are sampled when the hit arrives. TDC data is assembled with coarse time data, fine time data and channel identification.
B. Experiment Control
The core of the electronics system is experimental control, which controls the timing of the quantum communication experiment. Fig. 4 shows its block diagram and Fig. 5 shows its control flow chart. It has the following functions: parsing commands and transmitting them to other modules, maintaining the system absolute time by receiving a GPS signal or a local signal, generating proportion-adjustable random code and outputting the code with a fixed frequency, assembling the random number data and TDC data to the experimental data and then writing the data by frame format to buffer FIFO. A physical random generator provides enough random numbers before the start of communication and stores them in a local memory. A synchronous dynamic random access memory is used to guarantee zero data loss during processing.
C. Data Transmission
The data transmission is based on PCI protocol to guarantee a high data rate. As shown in Fig. 6 , a complex programmable logic device (CPLD) with the IP core pci_mt32 [16] functions as the interface between the FPGA and the PCI bus. Data of the quantum communication experiment is transferred in a timely manner to the PC through the PCI interface. To achieve a high transfer speed, the DMA (Direct Memory Access) method is adopted. With different DMA transfer length, the average transfer speed varies. The on-line modification of the FPGA logic is achieved with the passive serial configuration mode through this CPLD via PC. The CPLD controls the transfer of the configuration data from a storage device (a serial flash memory) to the FPGA. In the on-line modification process, the serial flash controller refresh the serial flash with new configuration data from the PCI, and then reads data from the serial flash to configure the FPGA.
D. The Others
As shown in Fig. 7 , a system monitor module is used to measure the voltage and current on board, and the FPGA's temperature and voltage. The sense resistor detected the flowing current, and the analog signal of voltage and current is sampled using the IP core [17] provided by Xilinx Inc.
Taking full advantage of the FPGA's flexibility to program, not only the above functions, but also some necessary modules in the quantum communication experiment such as multichannel counter and digital-to-analog converter (DAC) control are integrated in a single FPGA. The counter module records the counting rate of each channel by detecting the signal's rising edge. The count values and the corresponding system time are latched in the registers, waiting for the PC to read. The DAC module is used to adjust the input signal's threshold for all 16 channels.
Additionally, to enhance the compatibility of the system, the input range of the 16 channel inputs is expanded to V V by adjusting the threshold. In order to extend the application in other quantum communication experiments, the other 12 low-voltage transistor-transistor logic (LVTTL) channel inputs function as a backup design. There is also an external clock input and an external trigger input. 
IV. TEST RESULTS

A. Electronics Performance Test
The electronics performance of this system has been tested. The electronics performance test setup is shown in Fig. 8 , and it also shows the standard 6U electronics board based on the CPCI system.
We used a cable delay measurement method to evaluate the timing precision of the TDC by a periodic hit signal produced by a pulse generator [15] . Fig. 9 and Fig. 10 show the time nonlinearity including DNL and INL. The figures show that 268 chains are used in the tests, while the fine time's chain length we designed is 275. The results testify that the delay chain length we designed is enough, and a larger chain length can prevent the drift caused by temperature and voltage. Fig. 11 shows the typical statistical spread of the time measurements of channel 2 and channel 3, in which the time resolution RMS is about 18.5 ps. Table II The other electronics performance test results are shown in Table III . The random number generation rate is up to 4 Mb/s. The data transfer rate to local computer is up to 35 MBps, and the count rate is up to 30 MHz. The results show the system can accurately monitor the operating state of the board, and the power consumption of the 6U circuit board is less than 9 W. 
B. QKD Experiment Demonstration
As is shown in Fig. 12 , an indoor free space QKD experiment, based on the BB84 protocol [18] using the decoy state theory [19] , has been carried out to verify the system's utility. We use the electronics as a receiver to communicate with Alice in the experiment. Once quantum communication starts, Alice reads the random data and modulates the four LDs to send weak coherent photon pulses at a clock frequency of 100 MHz. The photon polarization encoding method is used and the four LDs mean 4 different polarization states "Horizontal", "Vertical", "
" and " ". Meanwhile, Bob's four APDs detect the single photon pulses, corresponding to the four laser sent by Alice. Bob records the arrival times of all the output signals of the APDs using the FPGA-based TDC and save the data to a local memory. As outlined in Section II, a synchronous laser diode (SLD) and GPS are used to solve the time synchronization between Alice and Bob.
After the end of communication, Alice and Bob should perform the data process algorithm to extract the QBER and the final keys via the classical communication channel. What is noteworthy is that the QBER depends on many factors [12] including source error, channel error, detection system error, system time resolution, background count rate, etc., and the final key rate depends on link efficiency, key extraction efficiency, average photon number per signal pulse, QBER, etc. [19] .
In the experiment, Alice and Bob share the 10 kHz time-synchronization optical signals. We set the average photon numbers of the signal state and decoy state to be 0.6 and 0.2 per pulse respectively for simplification. The background count rate is about 200 counts/s mainly due to the detectors' dark count and stray light's contribution. Accounting for 620 ps jitter of the synchronous optical signals, 350 ps jitter of APDs and 125 ps of the width of the generated optical pulses, we adopt a 2 ns time window during data processing to reduce background counts. Finally, we have achieved a QBER of 1.75% and a final key rate of 1851 bps for a 35 dB channel loss. It demonstrates that this system can be successfully used and functions well in the QKD experiment.
V. CONCLUSION
A compact readout electronics for the ground station of a quantum communication satellite is described in this paper. According to the test results, the features of high time resolution, small dead time, high data rate, multi-channel and integratability can well meet the requirements for quantum communication, and it makes the quantum communication electronics more modular. The system has been proven to perform well and stably in free space QKD experiments. It can also easily be extended and has a wider application in other quantum communication experiments, such as entanglement distribution and quantum teleportation.
